Arbiter-free Counterflow Pipeline Processor: Designing Asynchronous Control Logic

V. Varshavksy (Israel) and V. Marakhovsky (Japan)

Keywords

Counterflow Pipeline Processor, Asynchronous Control Circuit, Arbiter-free implementation, GALA approach to asynchronous design

Abstract

The paper discusses developing asynchronous control log ics for Sproull’s Counterflow Pipeline Processor (CFPP) without the need for arbiters. As one can see, a syn chronous pipeline control circuit with two-track synchro nization is free from arbitration situations. One can build an asynchronous control circuit by a synchronous prototype using GALA-methodology and design of synchro-stratum which we suggested in our earlier papers.

Important Links:



Go Back


IASTED
Rotating Call For Paper Image