Hardware Cache Coherence Protocol

M. Daoui, M. Lalam, B. Djamah, and A. Bilami


  1. [1] A.J. Smith, Cache memories, ACM Computer Survey, 14,September 3, 1982, 473–530. doi:10.1145/356887.356892
  2. [2] W. Shi, W. Hu, & Z. Tang, An interaction of coherenceprotocols and memory consistencymodels in DSM systems, ACM Operating System Review,October 1997, 48–61.
  3. [3] S.V. Adve, V.S. Pai, & P. Ranganathan, Recent advancesin memory consistency models for hardware shared-memorysystems, Proc .IEEE (special issue on distributed shared-memory, 87)(3), 1999, 445–455. doi:10.1109/5.747865
  4. [4] L. Lamport, How to make a multiprocessor computer thatcorrectly executes multiprocess programs, Proc. IEEE Trans.on Computers, C-28 (9), September 1979, 690–691. doi:10.1109/TC.1979.1675439
  5. [5] J.B. Carter, J.K. Bennet, & W.Z. Waenepoel, Implementation and performance of Munin, Proc. 13th ACM Symp. on Operating Systems Principles (SOSP’91), Pacific Grove, CA, October 1991, 152–164. doi:10.1145/121132.121159
  6. [6] L. Iftode, C. Dubnicki, E.W. Felten, & K. Li, Scope consistency:A bridge between release consistency and entry consistency,Technical report TR-509-96, Princeton, NJ, February 1996.
  7. [7] S.V. Adve & M.D. Hill, A retrospective on “weak ordering :A new definition, in G.S. Sohi (ed.), Proc. 25 Years of theInt. Symposia on Computer Architecture: Selected Papers(Barcelona, Spain: ACM Press, 1998).
  8. [8] D.L.Chaiken, Mechanisms and interfaces for software-extendedshared memory, doctoral diss., Massachusetts Institute ofTechnology, Cambridge, MA, September 1994.
  9. [9] D.L. Chaiken, Cache coherence protocols for large-scale multiprocessors, master’s thesis, Massachusetts Institute of Technology, Cambridge, MA, August 1990.
  10. [10] K. Gharachorloo, D. Lenoski, J. London, P. Gibbons, A.Gupta, & J. Hennessy, Memory consistency and event orderingin scalable shared-memory multiprocessors, Proc. 17th AnnualInt. Symp. on Computer Architecture, Seattle, WA, May 1990,15–26. doi:10.1109/ISCA.1990.134503
  11. [11] J. Archibald & J.L. Baer, Cache coherent protocols: Evaluationusing a multiprocessor simulation model, ACM Trans. onComputer Systems, 4 (4), 1986, 280–298. doi:10.1145/6513.6514
  12. [12] C.K. Tang, Cache design in the tightly coupled multiprocessorsystem, Proc. AFIPS National Computer Conf., New York, June 1976, 746–753.
  13. [13] M. Censier & P. Feautrier, A new solution to coherence problems in multicache systems, Proc. IEEE Trans. on Computers, C-27 (12), 1978, 1112–1118. doi:10.1109/TC.1978.1675013
  14. [14] D.J. Lilja, Cache coherence in large scale shared memorymultiprocessors: Issues and comparison, ACM ComputingSurveys, 25 (3), 1993, 303–338. doi:10.1145/158439.158907
  15. [15] A. Agarwal, J. Kubiatowicz, D. Kranz, B.-H. Lim, D. Young,G. D’Souza, & M. Parking, Sparcle: An evolutionary processordesign for large-scale multiprocessor, Proc. IEEE. 13 (3), 1993,18–61. doi:10.1109/40.216748
  16. [16] A. Silberschatz & P.B. Galvin, Operating system concepts(Addison-Wesley, 1994).
  17. [17] A. Agarwal & A. Gupta, Temporal, processor, and spatiallocality in multiprocessor memory references, MIT VLSI memo,Chapter 8, 1989, 271–295.
  18. [18] J. Kubiatowicz, D. Chaiken, & A. Agarwal, Closing the windowof vulnerability in multiphasememory transactions, Proc. 5th Int. Conf. on ArchitecturalSupport for Programming Languages and Operating Systems,Boston, MA, October 1992, 274–284.
  19. [19] A. Agarwal, R. Bianchini, D. Chaiken, K.L. Johnson, D. Krash,J. Kobitowitz, B.-H.Lim, K. Mackenzie, & D. Young, The MIT Alewife machine:Architecture and performance, Int. Symposium on ComputerArchitecture ISCA’95, Santa Margherita Ligure, Italy, June22-24, 1995, 2–13.
  20. [20] Multiport series memory component, patent number US005598554A, January 28, 1997 (U.S. Patent Documents).
  21. [21] Shared memory multiprocessor system using a set of serial linksas processor-memory switch, patent number US 00 612287,August 29, 2000 (U.S. Patent Documents).
  22. [22] Multiple mode memory component, patent number US 006345321B1, February 5, 2002 (U.S. Patent Documents).
  23. [23] O. Setieys, Méthodologies de conception de circuits et systèmesenfouis, Habilité à Diriger des Recherches, Université de Rennes1, January 1999.
  24. [24] Z. Salcic & A. Smailagic, Digital system design and prototypingusing field programmable logic (Kluwer: 1999).
  25. [25] B. Cohen, VHDL coding styles and methodologies (tutorial),2nd ed. (Kluwer: 1999).
  26. [26] Active-HDLT M 4.1, Users guide, copyright © 1998 ALDEC,Inc.

Important Links:

Go Back