Modeling and Simulation of Fast Floating-Point Function Generation

P. O’Grady and M. Watson (USA)



A VHDL model that implements a hardware-oriented floating-point function generation algorithm is simulated and tested. The model implements the function generator as a six-stage pipeline. The pipelined implementation and results of sub-unit, unit, and system tests are presented

Important Links:

Go Back