A Parallel FPGA Architecture for Blind Separation of Speech Signals

H. Jeong and Y. Kim (Korea)


Blind source separation, Independent component analysis, VLSI, FPGA.


In this paper, we present a new VLSI architecture for the blind source separation of a multiple input mutiple out put(MIMO) measurement system. The algorithm is based on feedback network and is highly suited for parallel pro cessing. The architecture consists of a linear array of identical processing elements with only nearest-neighbor communication and thus can be easily scalable by simple adding and connecting chips or modules. In order to verify the proposed architecture, we have also designed and im plemented it in a hardware prototyping with Xilinx FPGAs.

Important Links:

Go Back