MOOSS2: A CPU with Support for HLL Memory Structures

R. Ballner and P. Tvrdik (Czech Republic)


security, memory protection, descriptors, VLIW, HW sup port for HLLs.


A support for high level programming languages (HLLs) and operating systems was addressed by many researches for decades. This support usually addressed fast execution, security enhancements, and implementation of some HLLs abstraction. However, the main effort was always aimed to increase the performance. In the past, the limiting factor was the amount of resources (e.g., transistors) that could be used on a chip. Today’s integration has overcome this limit. In this paper, we present memory hierarchy based on an enhanced segmentation model that provides support for fine-grained memory protection, data structures of high level programming languages, and GC. The memory sub system was designed for fast execution and we designed special caches to achieve this goal. In following sections we describe the memory model and caches used for de scriptors and local variables.

Important Links:

Go Back