A NEW TRACE-DRIVEN SHARED-MEMORY MULTIPROCESSORS MACHINE SIMULATOR

S.-N. Chen

References

  1. [1] P. Stenstrom, A survey of cache coherence schemes for multiprocessors, Computer, 23 (6), 1990, 12–25. doi:10.1109/2.55497
  2. [2] M. Heinrich, J. Kuskin, D. Ofelt, J. Heinlein, J. Baxter, J.P. Singh, R. Simoni, K. Gharachorloo, D. Nakahira, M. Horowitz, A. Gupta, M. Rosenblum & J. Hennessy, The performance impact of flexibility in the Stanford FLASH multiprocessor, Proc. 6th Int. Conf. on Architectural Support for Programming Languages and Operating Systems, San Jose, CA, USA, 1994, 274–284.
  3. [3] A.J. Smith, Cache memories, Computing Surveys, 14 (3), 1982, 473–529. doi:10.1145/356887.356892
  4. [4] J.R. Goodman, Cache memory optimization to reduce processor-memory traffic, Journal of VLSI and Computer Systems, 2 (1–2), 1987, 61–86.
  5. [5] M. Dubois & F.A. Briggs, Effects of cache coherency in multiprocessors, IEEE Trans. on Computers, 31 (11), 1982, 1083–1099. doi:10.1109/TC.1982.1675925
  6. [6] R.H. Katz, S.J. Eggers, D.A. Wood, C.L. Perkins, & R.G. Sheldon, Implementing a cache consistency protocol, Proc. 12th Anniversary Int. Symp. on Computer Architecture, 1985, 276–283. http://portal.acm.org/citation.cfm?id=327070.327237
  7. [7] J. Archibald & J.L. Baer, Cache coherence protocols: Evaluation using a multiprocessor simulation model, ACM Trans. on Computer Systems, 4 (4), 1986, 273–298. doi:10.1145/6513.6514
  8. [8] S.J. Eggers, Simulation analysis of data sharing in shared memory multiprocessors, Ph.D. Dissertation, Department of Computer Science and Engineering, University of California, Berkeley, 1989.
  9. [9] Q. Yang, L.N. Bhuyan, & B.C. Liu, Analysis and comparison of cache coherence protocols for a packet-switched multiprocessor, IEEE Trans. on Computers, 38 (8), 1989, 1143–1153. doi:10.1109/12.30868
  10. [10] M. Tomasevic & V. Milutinovic, The cache coherence problem in shared-memory multiprocessors—hardware solutions (Los Alamitios, CA: IEEE CS Press, 1993).
  11. [11] J. Chapin, M. Rosenblum, S. Devine, T. Lahiri, D. Teodosiu, & A. Gupta, Hive: Fault containment for shared-memory multiprocessors, Proc. 15th ACM Symp. on Operating Systems Principles, 1995, 12–25. http://portal.acm.org/citation.cfm?id=224057.224059
  12. [12] M. Rosenblum, S.A. Herrod, E. Witchel, & A. Gupta, Complete computer system simulation: The SimOS approach, IEEE Parallel and Distributed Technology: Systems and Applications, 3 (4), 1995, 34–43. doi:10.1109/88.473612
  13. [13] M. Rosenblum, E. Bugnion, S. Devine, & S. Herrod, Using the SimOS machine simulator to study complex systems, ACM Trans. on Modeling and Computer Simulation, 7 (1), 1997, 78–103. doi:10.1145/244804.244807
  14. [14] R.A. Uhlig & T.N. Mudge, Trace-driven memory simulation: A survey, ACM Computing Surveys, 29 (2), 1997, 128–170. doi:10.1145/254180.254184
  15. [15] SimpleScalar LLC, http://www.simplescalar.com.
  16. [16] J. Misra, Distributed discrete-event simulation, ACM Computing Survey, 18 (1), 1986, 39–65. doi:10.1145/6462.6485
  17. [17] C.C. Chou, Parallel simulation and its performance evaluation, Technical Report 93-02, Ph.D. Dissertation, Department of Computer Science, the University of Iowa, Iowa City, IA, USA, 1993.
  18. [18] L. Lamport, Time, clocks, and the ordering of events in a distributed system, Communications of the ACM, 21 (7), 1978, 558–565. doi:10.1145/359545.359563
  19. [19] F. Pong & M. Dubois, A new approach for the verification of cache coherence protocols, IEEE Trans. on Parallel and Distributed Systems, 6 (8), 1995, 773–787. doi:10.1109/71.406955
  20. [20] Institute of Electronics and Electronics Engineers, Inc., IEEE standard for Futurebus+—logical protocol specification, IEEE Std896.1, 1994.

Important Links:

Go Back